ホーム › Storage.Nvme › NVME_ASYNC_EVENT_ERROR_STATUS_CODES

NVME_ASYNC_EVENT_ERROR_STATUS_CODES

列挙型

基底型i4

メンバー 6

名前	10進	16進
NVME_ASYNC_ERROR_WRITE_TO_INVALID_DOORBELL_REGISTER	0	0x0
NVME_ASYNC_ERROR_INVALID_DOORBELL_WRITE_VALUE	1	0x1
NVME_ASYNC_ERROR_DIAG_FAILURE	2	0x2
NVME_ASYNC_ERROR_PERSISTENT_INTERNAL_DEVICE_ERROR	3	0x3
NVME_ASYNC_ERROR_TRANSIENT_INTERNAL_DEVICE_ERROR	4	0x4
NVME_ASYNC_ERROR_FIRMWARE_IMAGE_LOAD_ERROR	5	0x5

各言語での定義

列挙メンバーの定義。HSP タブは #define global(値は16進)。

typedef enum NVME_ASYNC_EVENT_ERROR_STATUS_CODES : int {
    NVME_ASYNC_ERROR_WRITE_TO_INVALID_DOORBELL_REGISTER = 0,
    NVME_ASYNC_ERROR_INVALID_DOORBELL_WRITE_VALUE = 1,
    NVME_ASYNC_ERROR_DIAG_FAILURE = 2,
    NVME_ASYNC_ERROR_PERSISTENT_INTERNAL_DEVICE_ERROR = 3,
    NVME_ASYNC_ERROR_TRANSIENT_INTERNAL_DEVICE_ERROR = 4,
    NVME_ASYNC_ERROR_FIRMWARE_IMAGE_LOAD_ERROR = 5
} NVME_ASYNC_EVENT_ERROR_STATUS_CODES;

public enum NVME_ASYNC_EVENT_ERROR_STATUS_CODES : int
{
    NVME_ASYNC_ERROR_WRITE_TO_INVALID_DOORBELL_REGISTER = 0,
    NVME_ASYNC_ERROR_INVALID_DOORBELL_WRITE_VALUE = 1,
    NVME_ASYNC_ERROR_DIAG_FAILURE = 2,
    NVME_ASYNC_ERROR_PERSISTENT_INTERNAL_DEVICE_ERROR = 3,
    NVME_ASYNC_ERROR_TRANSIENT_INTERNAL_DEVICE_ERROR = 4,
    NVME_ASYNC_ERROR_FIRMWARE_IMAGE_LOAD_ERROR = 5,
}

Public Enum NVME_ASYNC_EVENT_ERROR_STATUS_CODES As Integer
    NVME_ASYNC_ERROR_WRITE_TO_INVALID_DOORBELL_REGISTER = 0
    NVME_ASYNC_ERROR_INVALID_DOORBELL_WRITE_VALUE = 1
    NVME_ASYNC_ERROR_DIAG_FAILURE = 2
    NVME_ASYNC_ERROR_PERSISTENT_INTERNAL_DEVICE_ERROR = 3
    NVME_ASYNC_ERROR_TRANSIENT_INTERNAL_DEVICE_ERROR = 4
    NVME_ASYNC_ERROR_FIRMWARE_IMAGE_LOAD_ERROR = 5
End Enum

import enum

class NVME_ASYNC_EVENT_ERROR_STATUS_CODES(enum.IntEnum):
    NVME_ASYNC_ERROR_WRITE_TO_INVALID_DOORBELL_REGISTER = 0
    NVME_ASYNC_ERROR_INVALID_DOORBELL_WRITE_VALUE = 1
    NVME_ASYNC_ERROR_DIAG_FAILURE = 2
    NVME_ASYNC_ERROR_PERSISTENT_INTERNAL_DEVICE_ERROR = 3
    NVME_ASYNC_ERROR_TRANSIENT_INTERNAL_DEVICE_ERROR = 4
    NVME_ASYNC_ERROR_FIRMWARE_IMAGE_LOAD_ERROR = 5

// NVME_ASYNC_EVENT_ERROR_STATUS_CODES
pub const NVME_ASYNC_ERROR_WRITE_TO_INVALID_DOORBELL_REGISTER: i32 = 0;
pub const NVME_ASYNC_ERROR_INVALID_DOORBELL_WRITE_VALUE: i32 = 1;
pub const NVME_ASYNC_ERROR_DIAG_FAILURE: i32 = 2;
pub const NVME_ASYNC_ERROR_PERSISTENT_INTERNAL_DEVICE_ERROR: i32 = 3;
pub const NVME_ASYNC_ERROR_TRANSIENT_INTERNAL_DEVICE_ERROR: i32 = 4;
pub const NVME_ASYNC_ERROR_FIRMWARE_IMAGE_LOAD_ERROR: i32 = 5;

// NVME_ASYNC_EVENT_ERROR_STATUS_CODES
const (
	NVME_ASYNC_ERROR_WRITE_TO_INVALID_DOORBELL_REGISTER int32 = 0
	NVME_ASYNC_ERROR_INVALID_DOORBELL_WRITE_VALUE int32 = 1
	NVME_ASYNC_ERROR_DIAG_FAILURE int32 = 2
	NVME_ASYNC_ERROR_PERSISTENT_INTERNAL_DEVICE_ERROR int32 = 3
	NVME_ASYNC_ERROR_TRANSIENT_INTERNAL_DEVICE_ERROR int32 = 4
	NVME_ASYNC_ERROR_FIRMWARE_IMAGE_LOAD_ERROR int32 = 5
)

const
  NVME_ASYNC_ERROR_WRITE_TO_INVALID_DOORBELL_REGISTER = 0;
  NVME_ASYNC_ERROR_INVALID_DOORBELL_WRITE_VALUE = 1;
  NVME_ASYNC_ERROR_DIAG_FAILURE = 2;
  NVME_ASYNC_ERROR_PERSISTENT_INTERNAL_DEVICE_ERROR = 3;
  NVME_ASYNC_ERROR_TRANSIENT_INTERNAL_DEVICE_ERROR = 4;
  NVME_ASYNC_ERROR_FIRMWARE_IMAGE_LOAD_ERROR = 5;

// NVME_ASYNC_EVENT_ERROR_STATUS_CODES
pub const NVME_ASYNC_ERROR_WRITE_TO_INVALID_DOORBELL_REGISTER: i32 = 0;
pub const NVME_ASYNC_ERROR_INVALID_DOORBELL_WRITE_VALUE: i32 = 1;
pub const NVME_ASYNC_ERROR_DIAG_FAILURE: i32 = 2;
pub const NVME_ASYNC_ERROR_PERSISTENT_INTERNAL_DEVICE_ERROR: i32 = 3;
pub const NVME_ASYNC_ERROR_TRANSIENT_INTERNAL_DEVICE_ERROR: i32 = 4;
pub const NVME_ASYNC_ERROR_FIRMWARE_IMAGE_LOAD_ERROR: i32 = 5;

const
  NVME_ASYNC_ERROR_WRITE_TO_INVALID_DOORBELL_REGISTER* = 0
  NVME_ASYNC_ERROR_INVALID_DOORBELL_WRITE_VALUE* = 1
  NVME_ASYNC_ERROR_DIAG_FAILURE* = 2
  NVME_ASYNC_ERROR_PERSISTENT_INTERNAL_DEVICE_ERROR* = 3
  NVME_ASYNC_ERROR_TRANSIENT_INTERNAL_DEVICE_ERROR* = 4
  NVME_ASYNC_ERROR_FIRMWARE_IMAGE_LOAD_ERROR* = 5

enum NVME_ASYNC_EVENT_ERROR_STATUS_CODES : int {
    NVME_ASYNC_ERROR_WRITE_TO_INVALID_DOORBELL_REGISTER = 0,
    NVME_ASYNC_ERROR_INVALID_DOORBELL_WRITE_VALUE = 1,
    NVME_ASYNC_ERROR_DIAG_FAILURE = 2,
    NVME_ASYNC_ERROR_PERSISTENT_INTERNAL_DEVICE_ERROR = 3,
    NVME_ASYNC_ERROR_TRANSIENT_INTERNAL_DEVICE_ERROR = 4,
    NVME_ASYNC_ERROR_FIRMWARE_IMAGE_LOAD_ERROR = 5,
}

#define global NVME_ASYNC_ERROR_WRITE_TO_INVALID_DOORBELL_REGISTER 0x0
#define global NVME_ASYNC_ERROR_INVALID_DOORBELL_WRITE_VALUE       0x1
#define global NVME_ASYNC_ERROR_DIAG_FAILURE                       0x2
#define global NVME_ASYNC_ERROR_PERSISTENT_INTERNAL_DEVICE_ERROR   0x3
#define global NVME_ASYNC_ERROR_TRANSIENT_INTERNAL_DEVICE_ERROR    0x4
#define global NVME_ASYNC_ERROR_FIRMWARE_IMAGE_LOAD_ERROR          0x5