ホーム › Storage.Nvme › NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMITS

NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMITS

列挙型

基底型i4

メンバー 3

名前	10進	16進
NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_NONE	0	0x0
NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_NAMESPACE	1	0x1
NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_CONTROLLER	2	0x2

各言語での定義

列挙メンバーの定義。HSP タブは #define global(値は16進)。

typedef enum NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMITS : int {
    NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_NONE = 0,
    NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_NAMESPACE = 1,
    NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_CONTROLLER = 2
} NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMITS;

public enum NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMITS : int
{
    NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_NONE = 0,
    NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_NAMESPACE = 1,
    NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_CONTROLLER = 2,
}

Public Enum NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMITS As Integer
    NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_NONE = 0
    NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_NAMESPACE = 1
    NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_CONTROLLER = 2
End Enum

import enum

class NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMITS(enum.IntEnum):
    NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_NONE = 0
    NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_NAMESPACE = 1
    NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_CONTROLLER = 2

// NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMITS
pub const NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_NONE: i32 = 0;
pub const NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_NAMESPACE: i32 = 1;
pub const NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_CONTROLLER: i32 = 2;

// NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMITS
const (
	NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_NONE int32 = 0
	NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_NAMESPACE int32 = 1
	NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_CONTROLLER int32 = 2
)

const
  NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_NONE = 0;
  NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_NAMESPACE = 1;
  NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_CONTROLLER = 2;

// NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMITS
pub const NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_NONE: i32 = 0;
pub const NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_NAMESPACE: i32 = 1;
pub const NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_CONTROLLER: i32 = 2;

const
  NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_NONE* = 0
  NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_NAMESPACE* = 1
  NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_CONTROLLER* = 2

enum NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMITS : int {
    NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_NONE = 0,
    NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_NAMESPACE = 1,
    NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_CONTROLLER = 2,
}

#define global NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_NONE                  0x0
#define global NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_NAMESPACE  0x1
#define global NVME_COMMAND_EFFECT_SBUMISSION_EXECUTION_LIMIT_SINGLE_PER_CONTROLLER 0x2